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ABSTRACT: We present a highly modular fuzzy inference analog CMOS chip
architecture with on-chip digital programmability. This chip consists of the inter-
connection of parameterized instances of two different kind of blocks, namely label
blocks and rule blocks. The architecture realizes a lattice partition of the universe
of discourse, which at the hardware level means that the fuzzy labels associated to
every input (realized by the label blocks) are shared among the rule blocks. This
reduces the area and power consumption and is the key point for chip modularity.
The proposed architecture is demonstrated through a 16-rule, two-input CMOS
1μm prototype which features an operation speed of 2.5Mflips (2.5 x 106 fuzzy
inferences per second) with 8.6mW power consumption. Core area occupation of
this protrotype is of only1.6mm2 including the digital control and memory circuitry
used for programmability. Because of the architecture modularity the number of
inputs and rules can be increased with hardly design effort. 
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I. INTRODUCTION
Fuzzy controllers are used to map a multidimensional input signal into
a scalar output , in accordance to a well-defined nonlinear relationship [1], 
(1)
In control applications the inputs are usually called facts, the output action, and the mapping
law surface response. For instance, a fuzzy controller for a washing machine must univocally
set the water level (action) as a nonlinear function (surface response) of the clothes’ mass, the
water impurity, and the time differential of impurity (facts) [2]. 
Fuzzy controllers employ the procedure of fuzzy logic inference [1] to construct the surface
response. Some characteristic features of this procedure are [3][4]:
• The surface response, which is a global model predicting the system behavior for any
input, is obtained as a composition of local functions, each one predicting this behavior
only for inputs comprised in a limited region of the input space.
• These local functions represent insights on the system operation, and are described
through inference rules of the type,
IF   AND   AND ...   THEN Consequent Action
where  are called fuzzy labels, and the consequent action assigns values to  depend-
ing on the outcome of the combination of the antecedent clause statements.
• The validity of the statements “IF xi is ” is continuously graded from 0 to 1; the actual
grade of each statement is calculated by evaluating a nonlinear membership function
 which is different from zero only inside a subinterval of the whole  interval.
Because the statements involved in the fuzzy rules are in natural language, for instance “if the
temperature is low”, this modeling technique is very well suited to capture and emulate human
expertise. On the other hand, the continuous grading guarantees generalization of the local
pieces of knowledge and hence, smooth surface responses. Finally, any change which affects
only a limited region of the input space can be easily incorporated to the global model by just
modifying the affected local functions − transparency property [3]. 
There are many fuzzy controller applications where the inputs and the output are analog sig-
nals [1][2]. The hardware required for these applications can be realized in two alternative
ways. One employs analog circuitry only at A/D and D/A conversion interfaces, while the
fuzzy processing is realized in digital domain by either general-purpose processors or dedicated
ASICs [5]-[8]. The other realizes the fuzzy processing itself in the analog domain, and employs
the digital circuitry for programmability and reconfigurability [9]. This paper contributes to the
latter approach. Generally speaking, this approach is expected to feature larger operation speed,
x x1 x2 …xM, ,{ }T=
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lower power consumption and smaller area occupation than the other [10][11]. These expecta-
tions are confirmed by the techniques presented in this paper, which fully exploit the functional
capabilities of the MOS transistor (MOST) to realize the fuzzy operators with very simple cir-
cuitry. An inherent disadvantage of analog fuzzy controllers is limited precision. However, pre-
cision levels well below 10% − sufficient for many practical applications [2][9] − can be
obtained by proper modeling of the errors [12], and sound circuit design techniques.
Circuit blocks and design techniques for CMOS analog fuzzy controllers have been reported
elsewhere [13]-[17]. Some of them have been demonstrated through actual monolithic chips, a
fraction of which include programmability [15]-[17]. However, although precision is a weak
point of the analog approach, most previous contributions do not consider the accuracy issue
during the design phase. Whenever small transistors sizes are used  − a technique inherited
from digital IC design [15] − the output signal may become largely erroneous. These errors
might be attenuated by post-fabrication tuning of some critical parameters, guided by learning
processes [18]. Our chip overcomes this drawback by considering the accuracy issue during the
design phase so that the desired performance can be anticipated inside specified error margins.
Thus, our chip can be programmed in robust and transparent way. 
Despite the incorporation of accuracy considerations (hence, the avoidance of minimum
transistors sizes) and although the demonstration prototype in this paper implements more rules
than previous analog prototypes, it features much smaller  values:
470ns@8.6mW@16rules versus 570ns@44mW@9rules [16] and 160ns@550mW@13rules
[17]. Programmability is also a quality of our proposal, which incorporates internal memory
for serial digital programming of the rule consequents, and allows external analog program-
ming of the membership functions. This is also advantageous as compared to [16], where the
consequents values have to be learned using software models of the controller, and are not
stored on-chip. Finally, the modular chip organization around two high level building blocks
easily identified from the user and designer point of view, renders our chip architecture feasible
for silicon compilation. 
II. CHIP ARCHITECTURE
The chip realizes a type of fuzzy inference where the rule consequents are constant values,
(2)
These values  are called singletons. As compared to the general case where the consequents
include fuzzy labels [1], this type of fuzzy inference requires much less complex hardware [9],
and, thus, less silicon area and less electrical power. Besides, it increases the transparency of
the rules and, thus, eases the incorporation of programmability. On the other hand, different
studies show that singleton fuzzy controllers are universal approximators; i.e. they are capable
to approximate any surface response by properly choosing the rules and singletons [3][4].
Delay Power×
IF x1 is A1k( )AND x2 is A2k( )AND… xM is AMk( )THEN y yk*= 1 k N≤ ≤
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*
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The set of membership functions  constitutes the elementary nonlinearities from
which the surface response of a fuzzy controller is built. Fig.1(a) shows a typical membership
function shape [4] − described by three parameters: width ( ), measured as the length of the
interval defined by the crossover points; center ( ), the central point of this interval; and
slope ( ), the absolute value of the function slope at the crossover points. 
For a complete controller description, the surface response formula has to be generated from
these elementary nonlinearities. Fig.1(b) illustrates the building procedure for a one-dimen-
sion, four-rules controller. Here, each rule involves only a fuzzy label, “IF  THEN ”,
whose validity is evaluated by using the corresponding membership function . If the
actual input  is at the center of the interval  for the k-th membership function, then
 and the output is given by the value of the k-th singleton . At any point dif-
ferent from the centers of the membership function intervals, the output does not coincide with
any of the singletons but it is interpolated by using the following formula,
(3)
where   † 1. In this way a global response curve is built from the local data
represented by the singletons, as Fig.1(b) illustrates.
In the general multi-dimensional case, the surface response is interpolated from the single-
tons by using multi-dimensional membership functions ,
1. This normalization precludes the output to take a value larger than the largest singleton at any point.
sik xi( )
Figure 1: (a) One-dimensional membership function shape; (b) Illustrating function approximation through 
singleton fuzzy controllers; (c) Two-dimensional membership function.
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(4)
where the function  is evaluated by choosing the minimum † 2 among the values of the
uni-dimensional membership functions  associated to the k-th rule,
(5)
Fig.1(c) illustrates the build-up procedure and final shape of a two-dimensional membership
function.
The fuzzy controller chip architecture of Fig.2 realizes (4) for a system with  inputs, 
fuzzy labels per input and  rules. The architecture is composed of the interconnection
of blocks of two different types, namely: label and rule. Each fuzzy label, say  (the 
fuzzy label of the  input), has an associated label block which evaluates the corresponding
2. This is the AND operator used in our chip. Other operators could be used as well [1]-[4].
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Figure 2:  (a) Controller chip  architecture; (b) Interconnection of label and rule blocks in the 1μm CMOS pro-
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membership function  and generates  replicas of the result. These replicas are pro-
cessed in the “min inp” sub-blocks of the label blocks to make a first step towards the realiza-
tion of the minimum. Each rule blocks combines  inputs coming from the label blocks to:
first, realize the second step of the minimum operation; second, evaluate the function ;
and, third, multiply this function by its associated singleton to obtain . The final aggre-
gation leading to (4) is performed at the output node. 
Fig.2(b) illustrates the interconnection of label and rule blocks for a system with two inputs
and four fuzzy labels per input, as it is the case for the CMOS prototype presented in Section
VI of this paper. Each box in the grid corresponds to a rule, has an associated singleton value,
and is defined by two labels, one per input. Each label block is shared by four different rules.
Because of this membership function sharing the architecture of Fig.2(a) can only generate lat-
tice partitions (see Fig.3(a)); tree (Fig.3(b)) and scatter (Fig.3(c)) partitions [4] are not allowed. 
Generally speaking lattice partitions have the potential disadvantages of curse of dimension-
ality (the number of rules needed to perform a good approximation may become prohibitively
large for large number of inputs) and inappropriate generalization (the partition granularity
needed to approximate the function in a region of the input space may be inappropriate in other
region). However, these potential disadvantages are not really significant for the type of prob-
lems which analog fuzzy controllers are intended for (medium-to-low complexity problems
with low number of inputs and low number of rules). In this scenario, the architecture of Fig.2
features significant pros for hardware implementation, namely:
• Area and power consumption required for the implementation of the rules antecedents is
smaller than in the case of scatter and/or tree partitions. This is because the replication
operation is much less area- and power-demanding than the membership function evalu-
ation itself. 
• The whole architecture is highly modular and can be made to grow in very simple man-
ner. Consequently, it is very well suited for design automation.
• Programmability can be easily incorporated.
Inputs to the chip are voltages for easier interfacing. On the other hand, the minimum and
the normalization operations are realized in current domain because this requires much simpler
circuitry that their voltage domain counterparts [19]. Thus, the inputs to the membership func-
tion circuits are voltages, while their outputs are currents. However, as already mentioned, the
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Figure 3: Examples of different types of input space partitions
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label blocks do not directly deliver the membership function currents to the rule blocks; these
currents are non-linearly preprocessed to produce intermediate output voltages. This simplifies
the realization of the minimum operation in the rule block. Besides, transmitting these voltages
(instead of the original currents) from the label to the rule blocks largely simplifies the inter-
block routing as these latter blocks have only one input node (instead of  if currents were
transmitted). 
III. LABEL BLOCK
Each label block is driven by a component  of the input voltage vector to, first, obtain a
membership function current  and, second, generate  replicas of a voltage 
which is a nonlinear function of this current − a preprocessing step for the realization of the
minimum operator in the rule blocks. This section describes first the membership function cir-
cuitry, then the complete minimum circuitry and, finally, outlines some major design consid-
erations to reduce systematic errors in these circuits.
III.A. Membership Function Circuitry
A few alternative realizations of the pseudo-trapezoidal function shape of Fig.1(a) have been
reported in literature [15][21]-[23]. One, see Fig.4(a), consists of a cascade of a linearized
transconductor, to convert the input voltage into a current, and a current-mode nonlinear block
to realize the pseudo-trapezoidal shape [20]; this latter block can be realized by using the tech-
niques proposed in [15][21][22]. A drawback of this implementation is the extra area occupa-
tion and power consumption of the linearization circuitry. Also, because the transconductor
cannot be linearized in the whole input range, some of this range is wasted. 
Fig.4(b) employs a slightly different strategy [23]. It uses two quasi-linear transconductance
amplifiers to, at a first step, obtain monotone increasing and decreasing, respectively, currents
around the crossover points; then, at a second step, these currents are first clipped and then
aggregated in current domain. This strategy shares the drawbacks associated to linearization.
However, as compared to Fig.4(a), it has the advantage that the centers and widths of the mem-
bership functions are controlled through voltages applied to high-input impedance nodes,
which requires a simpler control circuitry and yields smaller loading errors in the application
of the control signal.
M
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sij xi( ) LM 1– VGij
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−
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Figure 4: Concepts for the realization of a transconductance membership function by current shaping: (a) 
Global shapping in current-mode [20]; (b) Partial shapping in current-mode [23]
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The membership function circuit used in our chip (see the shaded region at the left in Fig.5)
approximates the shape of Fig.1(a) by using the nonlinear DC characteristics of a CMOS dif-
ferential pair. This strategy is based on the work by Fattaruso and Meyer on CMOS function
approximation [24], and was proposed for analog fuzzy design in [25]. Analysis of this circuit
assuming equal differential pairs and using the square-law MOS transistor characteristics [26]
obtains, 
(6)
where  is the large signal transconductance factor of the transistors in the differential
pairs†3 and we assume that the membership function width is large enough to allow the output
current reaching the logic unit value ( ) at the center. 
This membership function circuit shares the advantages of Fig.4(b) regarding control of the
centers and widths through voltages applied to high-input impedance terminals,
(7)
3. This equation shows the simplest case where the positive and negative input transistors are equal.
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On the other hand, the slope at the crossover points  is controlled by the large signal
transconductance of the MOS transistor4,
(8)
The main advantage of this membership function circuit is that it does not require any lin-
earization circuitry − why to linearize if the whole behavior is nonlinear?. Thus, it features min-
imum area occupation and power consumption, and full usage of the transconductor input
dynamic range. On the other hand, it has been shown that the shape in (6) can actually realize
the universal approximation feature, even when parasitics (systematic as well as random) are
taken into account [18].
Considerations about the main non-idealities that influence the membership function cir-
cuitry, and the design strategies adopted to reduce their influence, are presented in subsequent
sections. However, because they are influenced by the preprocessing circuitry used for the min-
imum operation, we will describe this circuitry first.
III.B. Minimum Circuitry
As mentioned in Section II, the minimum operation is realized in three steps: two in the label
blocks and other in the rule block. However, for clarity, these three steps are described as a
whole in this section. 
The whole operation of the minimum circuit is to select-and-propagate the minimum among
a set of  input currents . However, for convenience, we do not directly select the min-
imum among the input currents, but the maximum among their fuzzy complements, 
(9)
where the current level  corresponds to the logic “1”. This is based on the De Morgan’s law
[39], 
(10)
and takes advantage of the larger simplicity of the current-mode maximum circuitry [27]. 
Fig.6(a) shows conceptual circuits to evaluate the fuzzy complements by KCL, for positive
(entering to) and negative (leaving from) currents. Regarding the maximum circuit itself, sev-
eral alternatives appear which have to be evaluated bearing in mind the following major archi-
tectural features:
• Neither constraints nor penalties should be imposed to the number of inputs since it coin-
cides with the number of controller inputs.
4. Using the bias current to control the slope is not convenient because the bias current set the logical
value “1”.
ζij
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• The inter-block routing should be the smallest possible for increased modularity.
These considerations lead us to discard realizations with  complexity [28]. Realizations
based on sequential binary selection trees [29] are also discarded because, although they have
 complexity, their implementation requires  circuit layers, and causes the errors
and delays to be accumulated proportionally to the number of inputs. The maximum circuit
used in our chip (see Fig.6(b)) is based on the winner-take-all circuit by Lazzaro [30] and was
proposed in [25]. Its steady-state circuit operation is simple: the bottom transistor driving the
maximum current will force the common voltage  through its associated top transistor,
while the remaining bottom transistors are driven into ohmic region to comply with their input
currents and, consequently, their associated top transistors are cut-off. Then, provided the out-
VCN3
(b)
a
a
2IQ
S
a 2IQ
S
a
(a)
Figure 6: Circuitry for the minimum computation: (a) complement implementation; (b) maximum circuit; 
(c) and (d) small signal models of input unit cells; (e) adaptive bias circuit; (f) fixed bias circuit.
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put transistor works in saturation region, its current coincides with the maximum one. When
the maximum current is switched from one input terminal to another, a transient takes place
where the difference between the new and the old maximum current is integrated in the latter
terminal, thus driving this transistor into a conducting state and, eventually, changing the value
of the common voltage .
 This circuit exhibits the architectural features mentioned above: a) it has  complexity;
b) the different inputs share only the node . This latter feature allows us to partition the cir-
cuit as Fig.6(b) shows, so that the rule block has only one input. Another current-mode maxi-
mum circuit based also on Lazzaro´s was proposed in [31] and used in [14]. It connects the
output transistor as a diode, removes the current source , and connects the drains of the top
transistors MN2Tk to a common node which is the output node. Thus, the inputs share two nodes
instead of one. Besides, the removal of the current  renders the resolution of this circuit
dependent of the output current level and, specifically, small for large currents [27]. Finally,
because the output node load increases with the input count, this circuit performs poorer than
Fig.6(b) when the number of inputs increases. 
Let us now describe the realization of the two first steps for the minimum in the label block.
The first (complementation) is realized by KCL at the input node of the right-top current mirror
in Fig.5. Its input current is  where the current  is added to preclude the transistors
entering in subthreshold, where the operation speed would become significantly degraded.
Note, on the other hand, that this current mirror has with  output branches to generate the
membership function output replicas  for the different rules.The second
step is realized also in the label block and consists of the generation of a set of intermediate
voltages  as nonlinear functions of the currents . Each of these voltages is gener-
ated in the right-bottom shaded area of Fig.5 by a two transistor circuit (see also Fig.6(b); for
proper operation of this two transistor circuit, some artifact must be added to discharge the node
 − provided by the current source  included in the rule block (see Fig.6(b)). 
The next step for the minimum operation is realized in the rule block (bear in mind, Fig.2(a),
that this block has one input and one output). To that purpose the set of voltages  for the
 membership function values associated to the k-th rule are routed and tied together at the
input node of the rule block (see the left-hand part of Fig.6(b)). Thus, a collective computation
is performed at this common node such that the maximum among the set of voltages prevails.
From this maximum voltage the corresponding maximum current  is generated
by the transistor MN3S in Fig.6(b). According to (10) this corresponds to the fuzzy complement
 of the multidimensional membership value shifted by .
III.C. Design Considerations in the Label Block
A thorough analysis of the static (systematic and random) and dynamic errors of Fig.5 and
Fig.6(b), as well as that of other alternative circuit implementations, is found in [27]. This sec-
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tion summarizes some main results regarding systematic errors due to the finite output imped-
ance of the MOST´s †5 which are relevant to design purposes. Random errors are covered for
the whole controller in Section V.
III.C.1. Membership Function Circuit 
A first consideration refers to the common-mode input range of the differential amplifiers of
Fig.5. It is calculated by constraining the transistors to operate in saturation region, 
(11)
where  is the compliance voltage of the current ,  is the large signal transconductance
of the input NMOST´s,  their threshold voltage and  is the transconductance of the top
PMOST´s. A strategy to improve the common-mode range is using bias current circuits with
the smallest possible value of , such as that attached to Fig.5 where,
 (12)
Biasing of the current mirror that generates  is then carried out by the circuit at the left of
Fig.5, where  is a reference current and the geometry of MBQ is obtained from
(13)
where  is the large-signal transconductance density of the NMOST. Typical input range
values are around 3.25V by following this approach with a 1μm CMOS standard technology
and 5V of voltage supply.
Another error source is DC voltage mismatching between the drains of the input transistors
(nodes  and  in Fig.5) which might cause offset and distortion of the membership output
current for finite MOST Early voltages. However, because these two nodes are both of low-
impedance type, the voltage excursions are largely attenuated by the transconductance of the
PMOST´s and the error is, hence, negligible. 
The last error is due to DC voltage mismatching between the input and output nodes of the
PMOS current mirror driving the minimum input cell,
(14)
where  is the equivalent Early voltage of the PMOSTs. This error can be attenuated by
5. They will be modelled through an equivalent Early voltage  which is a quasi-linear function of the
channel length [26].
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proper setting of the bias voltage  of the cascode transistor MP2C. For optimum attenuation,
this voltage should be different for different input values. However, system-level consider-
ations [27] show that it suffices to obtain the largest possible attenuation at the crossover points.
The corresponding voltage is calculated to annul the following expression of the absolute cur-
rent error,
(15)
where we assume (as it happens in practice) that all PMOS signal transistors in Fig.5 are equal
( , );  is the threshold voltage of the PMOST zero bias
and  and  are technological parameters [26]. This optimum voltage can be generated by
the circuit at the right in Fig.5, where we assume that the two diode-connected transistors have
the same aspect ratio,
(16)
and  is a reference current. This choice reduces the relative error in (14) to around 0.5%
− negligible at the system level. 
III.C.2. Static and Dynamic Errors in the Maximum Circuit Operation
Two major features related to the DC operation are the discrimination ( the circuit ability to
distinguish two close input values), and the error due to DC voltage mismatching between the
input node sinking the maximum current and the drain of the output transistor. The discrimina-
tion of Fig.6(b) is calculated as [27],
(17)
where ΔI is the minimum current increment that can be detected by the circuit, and  is
the equivalent Early voltage of the bottom MOST. This equation shows that the discrimination
improves for  decreasing,  increasing and  increasing. The 1μm CMOS controller
demonstrator in this paper obtains  values as small as 8nA, for input currents around 10μA,
with = 0.5μA, and  transistors sizes W = 10μm and L = 5μm.
On the other hand, the current gain error due to input-output DC voltage mismatching is
given by,
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(18)
where we have assumed equal Early voltages for the input and output transistors. Calculation
of this error for Fig.6(b) and a maximum current level  obtains, 
(19)
where we assume . This expression shows that  can be chosen to annul
the error for a given current level. Because the compensation value depends on the current, the
adaptive biasing stage of Fig.6(e) [27] can be used to obtain  varying with the current
level. In the 1μm CMOS technology used in the paper’s prototype, this adaptive biasing obtains
errors as low as 0.3% for input currents up to 20μA − a precision larger than needed for most
practical fuzzy logic applications. In practice a simpler biasing stage (see Fig.6(f)) providing a
constant  value is enough. This voltage  can be obtained by making  in (19) for
 corresponding to the middle of the range. The size of  in Fig.6(f) is then determined
by the equation,
(20)
Another strategy to attenuate this error is by adding cascode transistors (see Fig.6(d)) to
equalize both drain voltages in (18). However, this slows down the transient following an inter-
terminal switching of the maximum input current. This transient has two phases: during the
first the voltage  remains quasi-constant while the voltage at the new winning input terminal
is built-up (henceforth called switching transient); during the second phase the voltage  is
updated to conform to the new current (propagation transient). Differences between Fig.6(c)
and (d) arises mostly at the switching transient and can be assessed by comparing the time con-
stants of the first-order models attached to the figures,
 (21)
Assuming equal transistor sizes so that , and because , we obtain
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 − the reason leading us to discard cascode input transistors. 
Besides of dynamic aspects involved in the switching process, we have to take into account
that the dynamic response of these implementations depend on the number of inputs, since the
parasitic capacitance at the common gate increases. Possible solutions for a high number of
inputs are using bias currents and trees with complemented PMOS and NMOS circuits [32].
IV. Rule Block
The k-th rule block is intended to, first, calculate the current  and, second, generate an out-
put current given by,
(22)
these currents are then routed to a common node to implement (4) through KCL. 
There are three main approaches for the analog implementation of (22) and/or (4): using an
extension of the Mead´s [33] follower-aggregation circuit with weighting capability [16][37];
using weighting-plus-division circuits [14][22][35][36]; using normalization-plus-weighting
circuits [9] [25] [28]. The first uses an elegant circuit concept, see Fig.7(a), to implement a non-
linear version of (4) with voltage output. However, because of the feedback, its transient
response is not optimum; also, because a large signal current  is applied at the TA bias ter-
minal, the linear operation range and the transient response, are largely non-homogeneous over
the university of discourse; finally, additional MDACs are required to incorporate digital pro-
grammability of the singletons. Fig.7(b) and (c) show the concepts of the other two approaches.
Both permit transparent digital programmability of the singletons. However, different reasons
lead us to using the normalization-plus-weighting approach. First, the weighting-plus-division
approach requires replication of the input currents and wide-range linear current-mode divid-
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Figure 7: Singleton defuzzification strategies: (a) follower-aggregation; (b) weighting-plus-division; (c) nor-
malization-plus-weighting.
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ers, while the normalization can be realized through a collective computation circuit with only
two transistors per input; the chosen approach results, hence, in simpler circuits. Second,
because the transmission path for the numerator and the denominator of (4) are not the same in
Fig.7(b) this approach is more sensitive to mismatching. Third, the transient response of
Fig.7(b) is largely-dependent on the signal level. Fourth, there is no simple way to compensate
for the errors in the divider - the only way is using very accurate dividers.
Fig.8 shows the schematics of the rule block where four different operations are realized:
first, the current  is generated as explained in Section III.B; second, this current is com-
plemented and shifted to obtain ; third, a collective computation is carried out
by all the rule blocks (they share the global nodes ANOR and BNOR) to realize the normalization
operation; fourth, the resulting current is weighted by a digitally-controlled current mirror to
obtain the shifted version of the k-th rule output current. 
IV.A. Normalization Circuitry
Fig.9 shows the CMOS normalizer circuit used in our chip − based on a translinear BJT cir-
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cuit by Gilbert [34]. As a difference to the normalizers used in [9] [28], Fig.9 does not involve
any feedback loop and, hence, features much faster dynamic response. 
Note that Fig.9 can be split into  cells, one per each input-output pair, plus a little common
circuitry consisting of the transistor NNA and the current source . Fig.8 exploits this modu-
larity by incorporating one of these cells at each rule block.
Assuming that the transistors operate in strong inversion, where the BJT translinear principle
does not hold, the circuit is found to realize the following nonlinear transformation, 
(23)
where the function  is, 
(24)
and,
(25)
The offset current  is added to improve the dynamic behavior. Note from Fig.8 that it is
related to the bias currents in the rule antecedent by . Thus, it can be intro-
duced by just increasing the current  without additional area cost, although it will be pre-
served in figures and equations to gain clarity.
The circuit in Fig.9 exhibits the following features: a) the sum of all output currents is con-
stant and equal to ; b) for each input, the input-output transformation is a soft monotonic
one, i.e, the higher an input current, the higher the corresponding output current. Thus, the rel-
ative strengths of the different rule antecedents are preserved at the outputs − as required for
defuzzification [1]-[4]. Hence, although this circuit does not realize the ideal normalization
operation, it keeps the essential features needed for defuzzification; non-linearity is not prob-
lematic because the whole controller chip is highly nonlinear. Actually, system-level analysis
shows that, despite this non-linearity, the normalization-plus-weighting defuzzification
approach features smaller deviations from the linear interpolation than the ideal weighting-
plus-division structure [27]. 
IV.B. Design Considerations in the Normalization Circuit
A first consideration refers to the input range of the normalization circuit when embedded
into Fig.8. Consider first the common-mode range, where all input currents are equal. If they
increase, transistors MN4bk evolve towards the ohmic region; on the other hand, if they decrease,
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the transistors used in the current source  evolve towards the ohmic region. Thus, the com-
mon-mode input range is given by,
(26)
where  is the compliance limit for the current source  and we have assumed that the
threshold voltages of top (MN4tk) and bottom (MN4bk) transistors are approximately equal,
because their sources are at similar voltage. The bottom limit in (26) is valid whenever
, otherwise the real condition limit is zero. The wide range cas-
code current mirror enclosed in Fig.8 allows us to obtain a good common mode range (given
by ) as well as good precision. 
 Consider now the differential range; if one input current changes while the others are kept
constants, the top transistor for the changing current will eventually drive all the current ,
and the other top transistors will be cut-off. The differential range is given by, 
(27)
where we have considered that the set of fuzzy rules is consistent [39], i.e., when an input is
maximum the remaining are zero.
There are three main sources of systematic errors in Fig.8: the finite impedance of , the
DC voltage mismatching among output nodes of the circuit core (shaded in Fig.9), and the DC
voltage mismatching between input and output nodes of the output PMOS mirrors. The adopted
cascode realization of  makes the first negligible. On the other hand, because the top tran-
sistors are connected to low-impedance nodes, the second error is largely attenuated by the
transconductances of the PMOSTs used at these nodes. Concerning the third error source, it can
be minimized by inserting cascode transistors, as Fig.8 shows. The error is then given by,
(28)
which is minimized by proper choice of . Again, a particular signal value has to be selected
to guide the choice of . Because most output branches drive a current value , such cur-
rent level defines a good choice. Thus,  is obtained from (28) for  and ,
and it is generated in similar as already explained for Fig.6(f). 
With regard to the dynamic response, analysis recommends to scale the width of MNA as well
as the value of  proportionally to the number of normalizer inputs, i.e. rules in the controller,
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in order to preserve the dynamic response as the complexity increases.
IV.C. Singleton Weighting and Output Layer
Fig.8 employs a digitally-controlled current-mirror (represented at the conceptual level in
Fig.10(a)) to implement a programmable singleton value . As compared to analog-pro-
grammed current mirrors [38][40], the digital approach is preferred because it is more robust
and accurate, compatible with standard memory circuits and directly controllable through con-
ventional computers.
Regarding the mirror circuitry itself, and because the normalization circuit output stage does
not impose major range limitations, a stacked (self-biased) cascode structure is used to mini-
mize errors due to DC mismatching. On the other hand, parallel-connected unit transistors are
used to realize the binary weighting and, thus, reduce systematic errors caused by the lack of
symmetry. The bias current depicted with dashed lines in Fig.10(a) is added to reduce speed
degradations due to the increase of the parasitic capacitance for large singleton values. 
After singleton weighting the rule block outputs are wired up to the output node where a cur-
rent  is added to remove the offset and, thus, obtain (4).
V. Global Considerations
V.A. Dependence on Temperature
All the building blocks except the membership function circuit have temperature indepen-
dent transfer functions. The temperature dependence of the latter is caused by the large signal
transconductance β in (6). However, because of the differential pair symmetry, the location and
width defined in (7) are not affected by temperature changes. Electrical values of the logical
zero and one are neither affected, provided the current reference is temperature-independent,
because these values are associated to, respectively, logical states of the transistors in the dif-
ferential pairs. The only parameter which is affected by temperature changes is the membership
function slope, see (8). From a global point of view, this means that the slope of the generated
function between interpolation points changes with temperature, as Fig.11 illustrates for a con-
troller with four rules. Thus, the interpolation smoothness changes with temperature, but the
yk
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Figure 10: (a) Singleton weighting concept; (b) controller output node. 
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interpolation points are not affected if membership functions are wide enough to saturate in the
whole temperature range. 
V.B. Power Estimation
Let us consider a controller with  inputs,  rules and  fuzzy labels whose max-
imum singleton value in the associated rule base is . The maximum static power consump-
tion is calculated as,
(29)
where  and the currents ,  and  are defined in Figs. 5, 6 and 8.
V.C. Mismatching Errors
Random variations of the transistor parameters ,  and  can be modelled as normal dis-
tributions whose mean values are the nominal parameter values. For close and small enough
transistors the variances depend mostly on the device area [12],
 (30)
where  and  are the transistor channel width and length, and ,  and  are technol-
ogy-dependent. 
Based on , we can obtain expressions for the errors in the fuzzy controller blocks. The
detailed explanation of these errors is beyond the scope of this paper; thus, only those resulting
in important design equations will be outlined. 
Consider the membership function circuit first. Analysis shows that the most significant
error corresponds to the case where the rule output is maximum [27]. The variance of the com-
plement of the membership function current (its mean value is ) is given by,
Figure 11: Illustrating dependence on temperature.
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(31)
where we assume that the PMOSTs MP1 and MP2S are equal, and cascode transistors mis-
matching is not computed because their influence is negligible as compared to signal transis-
tors. This expression includes the errors due to the NMOS transistors (parameters  and
) of the current mirror used to provide  in Fig.5 †6. 
The error at the rule output is calculated by adding the error caused by the minimum circuit
to the previous one. The variance for the worst case (only one antecedent active in the rule and
non sharing of the membership function circuits) is,
(32)
and the corresponding mean value is . The bracketed terms correspond to the maximum
circuit; the others to the complement and membership function circuits. The mismatch is
smaller for any other case, although the expression of the variance is difficult to obtain because
of correlations between variables. Parameters  and  in (32) correspond to the large
signal transconductance value and the zero bias threshold voltage respectively, of the non-cas-
code output PMOS transistor in a current mirror that provides  in Fig.5.
The errors due to the normalization circuit are characterized by the following approximate
variance expression,
(33)
where the mean value of  is given by (23), 
6. This mirror was omitted there in behalf of clarity and because its design is not critical for other per-
formance parameters.
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(34)
and is given by (32) for a maximum rule antecedent output current. 
The approximation used to calculate (33) consists of neglecting the mismatching in those
normalizer inputs others than the k-th. These terms contribute only around 3% of the variance
for the 16 rules CMOS prototype in this paper, and their contribution decreases as the rule
count increases. This highlights an interesting feature of Fig.9 which is not shared by other
approaches to the normalization operation; namely, the mismatching errors of the different
rules are nearly independent. Thus, they are not mixed in the output node and manifest as off-
sets (easy to correct) at the points were the rule outputs are maximum (the most significant to
design purposes).
The global error at the rule block output includes also the influence of the weighting circuit,
(35)
where σ2(w*ks) is given by (33), and βin and VT0in refers to the non-cascode input transistor in
the weighting circuit (see Fig.10(a)). The first term at the right in (35) corresponds to the error
transmitted by the weighting circuit from previous stages, while the second term corresponds
to the error introduced by itself. Note that the latter decreases when the singleton value grows.
While residual systematic errors may be filtered out by the normalizer [27], the only way to
attenuate the random errors is solving the design equations (30)-(35) to obtain proper transistor
sizes, which is more conveniently performed with the help of an iterative optimizer. 
Γ wks
*
wks
*
k 1 N,=
∑
---------------------------=
σ2 wks( )
σ2 yk( ) yk*( )
2σ2 wks*( ) yk2
σ2 βin( )
βin2
----------------- 4βinykσ2 VT0in( )+ 1 1yk∗
-------+⎝ ⎠⎛ ⎞+=
A Modular Programmable CMOS Analog Fuzzy Controller Chip 22
IEEE Transactions on Circuits and Systems-II
VI. Experimental Results 
 Fig.12(a) shows the microphotograph of a chip that performs the processing tasks involved
in (4) and Fig.2(a). It is a lattice controller with two inputs and four labels per input (see
Fig.2(b)). Thus, eight label blocks, four per chip input, are needed, as well as sixteen rule
blocks. The label blocks outputs are connected to inputs of rule blocks through a “ring bus”.
Bias circuitry, as well as one diode connected transistor and one current mirror, which complete
the normalization circuit in Fig.9, are implemented in the “biasing box”. Table 1 shows the
most relevant transistor sizes in this chip.
Digital values to program the output current mirror and hence the singleton values are stored
in a “shift register” which is the chip internal memory element and is serially programmed
through two pads. Apart from digital programmability of the singleton values, width and loca-
tion of membership functions are also analogically programmable by setting the voltages 
and  (see (7) and Fig.5). 
Figs. 13(a) and (b) show two output surfaces generated by the chip. The bias signals are
, , , , ,  and ,
while the voltages  are fixed to obtain a uniform lattice partition of the input space. The cir-
cuit was loaded with a constant voltage source of 2.5V and a current source to remove the offset
introduced in the normalization circuit. Singletons are set to decimal values 1 and 15 in
Fig.13(a), which highlights the locality of the fuzzy basis functions, while Fig.13(b) illustrates
an exemplary surface obtained with different singleton values. Finally, Fig.13(c) depicts a set
of sections from Fig.13(b) which show the output when it reaches their local maximum values,
thus the singleton values.
Table 1:Transistor sizes (W/L) in μm/μm in the prototype chip
MN1ij- MN1ij+ MP1 MP2S MP2C MN2B MN2T MNQ MNQC MN3S MN3C MN4bk MN4tk MP3S MP3C MN5S MN5C
40/10 40/10 50/5 50/5 50/2 20/10 20/10 10/10 10/1 20/10 20/1 30/5 50/5 50/5 50/1 20/10 20/5
bias. flip-floprule block
label block
ring bus
biasing box
shift
register
Figure 12: (a) Chip microphotograph; (b) internal architecture.
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Maximum circuit delay is 471ns (90% of the full scale output current) for a step input, while
power consumption is 8.6mW and resolution is around 6.5%. The latter was obtained through
Monte Carlo simulations (30 iterations) which take into account parameter mismatching
among transistors, with 3σ ( ) as error figure. Finally, input voltage range is over 3.25V
and the area of the chip without pads is 1.6mm2. It is possible to achieve faster designs by intro-
ducing bias currents at input and output branches of the current mirror that replicates member-
ship function output, and in the output mirror that implements singleton weighting. It is also
possible to achieve a higher precision by inserting the chip in a learning loop with a computer
and using the hardware-compatible learning algorithms presented in [18].
Table 2 compares the performance of this prototype to that of previous analog monolithic
controllers. It features much smaller  values than these previous circuits, and
similar programmability levels than the controller in [16]. However, in this latter controller the
consequents values have to be learned using software models, the programming signals are
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Figure 13: (a) and (b) Controller output for two different sets of singleton values: (c) and sections from (b) at 
maximum local points.
(a) (b)
(c)
50
1.5σ±
Delay Power×
A Modular Programmable CMOS Analog Fuzzy Controller Chip 24
IEEE Transactions on Circuits and Systems-II
analog (more difficult interface) and are not stored on-chip. 
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